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ABSTRACT
A heterogeneous network, where a switched-Ethernet backbone,
e.g. AFDX, interconnects several end systems based on Network-on-
Chip (NoC), is a promising candidate to build new avionics archi-
tectures. When using such a heterogeneous network for real-time
applications, a global worst-case traversal time (WCTT) analysis is
needed. In this short paper we focus on the intra-NoC communi-
cation on a Tilera TILE64-like NoC. First, we extend the Recursive
Calculus (RC) to achieve tighter intra-NoCWCTT. Then, we explain
how this intra-NoC WCTT analysis could be used in a composi-
tional manner for the end-to-end inter-NoC delay analysis.
1 INTRODUCTION
The many-core architectures are promising candidates to support
the design of hard real-time systems. They are based on simple
cores interconnected using a Network-on-Chip (NoC). In Figure 1,
an avionics architecture is composed of twomany-core end systems.
The data exchange between the cores within the same NoC is called
intra-NoC communication (e.g. f1 in Figure 1), and between the
cores in different NoCs, inter-NoC communication (e.g. f5 in Figure
1). The timing constraints, such as bounded delays have to be guar-
anteed for hard real-time avionics systems: a worst-case end-to-end
delay analysis is needed. The intra-NoC communication has to take
into account the wormhole switching mechanism and the possi-
ble direct and indirect blocking between communications flows.
Inter-NoC communications needs a two level compositional frame-
work: first intra-NoC communication delays due to the conflicts
to reach and share the I/O (Ethernet) ports, second the inter-NoC
communication delays due to the sharing of the switched-Ethernet
network. Many works have been devoted to the worst-case delay
analysis of a switched-Ethernet network, e.g. AFDX, using tech-
niques such as the Network Calculus or the trajectory approach
[8] [9] [5]. Moreover, an extension of the trajectory approach has
been proposed for worst -case delay analysis of several CAN net-
works interconnected through a Switched Ethernet Backbone [10].
However, the intra-NoC worst-case traversal time (WCTT) compu-
tation strongly depends on the implemented wormhole switching
mechanism. The context of this paper is a commercially existing
NoC platform: Tilera TILE64. It implements the wormhole routing
and a credit-based flow control in routers. A packet is divided in
flow control digits (flits) of fixed size. The first flit contains routing
information that define the path for all the flits of the packet. In
each cycle one flit is forwarded from each router, provided that
there is a free space in the input buffer of the next router. A three
flits buffer is associated to each input port. The input ports are
polled, based on a Round-Robin Arbitration (RRA).
Several techniques have been proposed for the WCTT analysis
of a Tilera TILE64-like NoC. Among them, the Recursive Calculus
(RC) [7] offers a simple way to capture the wormhole switching.
The RC approach has been studied in [6], [1] and [3] to integrate
the inter-release constraints and the available buffer, respectively.
In this work, we describe an extended RC method dealing with
both the buffer effect and the flow inter-release constraints. Then,
we explain how this intra-NoC worst-case delay analysis could be
used in a compositional manner for the end-to-end inter-NoC delay
analysis.
2 INTRA-NOC TIMING ANALYSIS
The principle of the RC method [7] consists in building the set of
packets that can delay (directly or indirectly) the flow under study,
in the worst-case and derive a bound on its WCTT. Let’s denote
by Si = {< fj ,nb
i
j
>} ∪ {< fi , 1 >} this set of packets. For each
flow fj impacting fi , it gives the maximum number nb
i
j
of packets
may delay the flow under study fi . Set Si is initialized with one
packet from flow fi under study, i.e. Si = {< fi , 1 >}. The current
location of this packet is its source node. This packet is forwarded
till it is blocked by another flow fj1 or it reaches its destination.
In the later case, building of set Si is over. In the former case, one
packet from fj1 is added in Si , i.e. Si = {< fj1 , 1 >, < fi , 1 >}. Its
current location is the place in the network where fj1 blocks fi .
For f1 in NoC 1 of the avionics architecture of Figure 1, S1 = {<
f4, 2 >, < f3, 2 >, < f2, 1 >, < f1, 1 >}. The scenario leading to S1
is illustrated in Figure 2.
Figure 1: Illustrative example
The initial RC approach ignores the available buffer capacity
in routers. It assumes that f2, f3 and f4 packets block f1 till they
reach their destinations. This assumption simplifies the computa-
tion. However it might introduce some pessimism. let’s assume,
for example, a three-flit packet and a three-flit buffer (typical for
Tilera Tile64). Then, a packet from f3 can be fully stored in R6
input buffer. Thus, the impact of an f3 packet on both f1 and f2
ends as soon as it leaves R3. Since it can leave R3 even if there is
a pending packet from f4, f4 doesn’t add any extra delay for f1
and f2. Thus the worst-case list of packets blocking f1 becomes
S1 = {< f3, 2 >, < f2, 1 >, < f1, 1 >}. The integration of available
buffer space in WCTT computation has been studied in [1] (the
pipeline effect). The authors establish properties to better capture
the effect of buffers under wormhole routing. Based on these prop-
erties, we integrate the buffer effect in the initial RC approach. The
second source of pessimism in the RC computation is due to the fact
that flows are sporadic. It means that there is a minimum duration
Tj between the generation times of two consecutive packets from a
flow fj . The scenario considered by the RC computation does not
take into account these constraints. As illustrated in Figure 2, two
packets of flow f3 are counted in the sequence of blocking packets
for f1. They are generated at time t
′
1 and t
′
6. Assuming three flit
packets for all the flows, we have t ′6 − t
′
1 = 12 cycles . As soon as the
minimum duration T3 between two consecutive f3 packets is more
than 12 cycles, this scenario cannot occur. In such a situation one sin-
gle packet from f3 can delay f1.Thus, the resulting worst-case list of
packets blocking f1 becomes:S1 = {< f3, 1 >, < f2, 1 >, < f1, 1 >}.
This second source of pessimism has been addressed in [6].
The basic idea consists in enumerating all the possible sequences
of blocking for a given flow, respecting the minimum inter-release
constraints, and selecting the sequence leading to theWCTT. Unfor-
tunately, the number of sequences that need to be explored grows
exponentially. In order to tackle this problem, we propose an over-
estimation of all the enumerated sequences. Then by integrating
the minimum gap between successive packets of flows in routers,
we bound the number of packet instances in each packets set. The
sets are then refined in iterative manner, and the WCTT for each
flow is derived. Thus, we implemented an extended RC algorithm
Figure 2: Basic RC sequence for f1
combining the benefits of the buffer effect and the minimum inter-
release constraints of flows.We have done some experiments on n*n
2D-mesh NoC, with n=4 or n=6 or n=8. For these experiments, first,
we obtained significant reduction on the WCTT (up to 64% com-
pared to the initial RC) of the flows that experiment heavy indirect
blocking or those who contend with flows with large inter-release
periods. This can lead to guarantee the applications constraints
when the classical RC method cannot.
3 INTER-NOC TIMING ANALYSIS:
PERSPECTIVES
A Tilera-like NoC, used as a processing element within a backbone
network supports two types of communication: (i) the communi-
cation between cores; and (ii) the communication between cores
and the I/O interfaces to reach the backbone network. The exist-
ing works only focus on the inter-core communication and do not
consider the I/O interfaces. The Tilera NoC interconnects cores
but also Ethernet and DDR-SDRAM memory interfaces that are
located on its edges. As each I/O interface can be accessed from
the core adjacent to this interface through specific ports, each Eth-
ernet controller of the Tile64 is connected to respectively 2 ports.
Moreover, a core can receive data directly from the Ethernet in-
terface or through an intermediate memory controller. A similar 
process is used for the egress data flows where a DMA command 
is sent by the tile wanting to send data to the Ethernet. Efficient 
mapping of application on a many-core is a key issue to reduce 
the contention experienced by core to I/O flows [2]. Moreover the 
size of an Ethernet frame is several factors higher than the size of 
a NoC packet. Thus, several NoC packets are therefore needed to 
transmit to a tile an Ethernet payload. Consequently, the bridging 
strategies have to be optimized and accounted for when evaluating 
the worst-case core-to-I/O delays. Final objective will be to compute 
the end-to-end delay including:
• the time needed to go from a source core to the Ethernet
port on the emitting NoC;
• the time needed to cross the Ethernet (AFDX) backbone;
• the time needed to go from the Ethernet port to the desti-
nation core on the receiving NoC.
One key issue will be to assess the global pessimism introduced
at each level on such a heterogeneous network.
The approach proposed in this work, for Tilera TILE64-like NoC
architectures, is based on the initial RC [7]. It combines the prop-
erties introduced in [1] and [6] to achieve tighter WCTT bounds
for intra-NoC communication [4]. This approach, introduced for
intra-chip communication (i.e. communication between cores on
the same NoC), minimizes the pessimism and seems a good basis
for inter-NoC end-to-end delay analysis.
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